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Abstract 
This Report describes the design and application of a bipolar analog-to-pulse- 
width converter circuit module that was developed for the implementation of 
analog-to-digital conversions in spacecraft systems. The converter module, along 
with appropriate digital logic, has unique application in performing analog-to- 
digital conversions in environments where low-level measurements must be made 
in the presence of system noise. 
Sufficient electrical and mechanical design details are given to allow the fabri- 
cation of spacecraft-quality circuit modules. The design presented has been 
qualified for use on the Mariner spacecraft and on the OGO-E and Bioscience 
satellites. 
JPL TECHNICAL REPORT 32-1034 V 
B i po I a r An a log -to- P u ! se- W id t h Converter 
1. Introduction 
This Report describes the design, development, and sys- 
tem implementation of a bipolar analog-to-pulse-width 
(A/PW) converter module for use in the analog-to-digital 
(A/D) portions of flight data handling systems. This 
design is an improved version of the A/PW converter 
(Ref. 1) that was used successfully in the science sub- 
system of the hiariner Mars 1964 spacecraft. The im- 
provements to the Mariner Mars 1964 module include 
(1) increased linearity 
(2) increased temperature stability 
(3) increased stability with supply variations 
(4) bipolar analog input 
(5 )  improvement in calibration techniques during fab- 
(6) higher use of JPL Preferred or Hi-Reliability parts. 
rication 
II. Description of Typical Encoding System Using 
A. Background 
Bipolar A/PW Converter 
The use of an A/PW converter module has merit in 
systems such as those encountered in spacecraft ap- 
plications where low-level analog measurements of high 
JPL TECHNICAL REPORT 32- 1034 
accuracy are often required from transducers physically 
separated from the data encoding equipment. The con- 
version of the analog voltage to a pulse-width at the 
transducer allows for an all-transformer coupled interface 
between instrument and data encoder that circumvents 
many of the ground noise and magnetic interference 
problems that tend to produce errors in low-level mea- 
surements. 
B. Operation and Functional Design 
The operation of the A/PW converter is such that, 
upon receipt of a trigger command, two output pulses 
are generated on separate output lines with the time dif- 
ference between them being directly proportional to the 
analog input. The order in which the two pulses occur 
determines the polarity of the analog signal. Figure 1 
descri'ueb &is i-dztioiishii;. 
In Fig. l(a) the analog signal is positive and, therefore, 
output A occurs before output G. (Neither output pulse 
is coincident with the trigger command.) In Fig. l(b) 
the analog signal is negative, so that output A now 
occurs after output G. 
To complete the A/D conversion, a stable oscillator, 
gating circuitry and counter-shift register are needed. 
The A/PW converter output pulses are used to actuate a 
gate which allows the oscillator pulses to advance the 
1 
( a )  POSITIVE + r a  e i 4  
I 
I 
OUTPUT A I 
OUTPUT G 
* TRIGGER 
( b )  NEGATIVE k - - a c [ : , . - 4  
I 
I OUTPUT A 
OUTPUT G  TRIGGER 
TIME d 
Fig. 1. Bipolar A/PW converter output relationship for 
analog input voltage: (a) positive; (b) negative 
counter. At the close of the gate interval, the counting 
operation is stopped, leaving in the counter a count 
which is proportional to the analog voltage being mea- 
sured. The binary data may then be shifted serially out 
of the register. 
Figure 2 shows a block diagram of an encoding system 
using an A/PW converter. In this illustration, the A/PW 
conversion is made at the analog source and only the out- 
put pulses are coupled across the interface to the data 
encoding logic. The gate network and oscillator are com- 
bined in a logical and operation to form the gated- 
oscillator input to the counter-shift register. The method 
of polarity determination shown here relies on the final 
pulse from the A/PW converter to establish the state of 
the sign flip-flop. The sign data would be shifted out 
serially with the accumulated count. 
The output pulses from the A/PW converter do not 
occur synchronously with the trigger command. This 
characteristic leads to a problem in that the total system 
quantizing error will be plus or minus one count, in the 
least significant digit, instead of the usual plus or minus 
one-half count that one finds in most digital systems. This 
error occurs because the lending and trailing edges of the 
gate are not synchronous with the oscillator, hence it is 
possiblc for a full bit error to occur at either edge. This 
problem may be overcome in one of two ways: 
INSTRUMENT c +DATA 
I SYSTEM 
OSCILLATOR I x 
- TI I I  
e. 
Fig. 2. A/D converter using bipolar A/PW 
conversion technique 
(1) Provide a separate oscillator for the A/D conver- 
sions and use the leading edge of the gate to turn 
the oscillator on at a predetermined point in the 
cycle to achieve synchronization. 
(2) For an n bit conversion accuracy, encode to n + 1 
but shift out only the n bits that are most signifi- 
cant. This can be accomplished very simply by in- 
serting a scale-of-two circuit between the gated 
oscillator and counter-shift register input as shown 
in Fig. 2. 
111. Description of the Bipolar A/PW Converter 
A. Functional Design and Operation 
The A/PW converter uses the familiar “ramp compari- 
son” technique to implement the conversion, Figure 3 
shows a functional block diagram of the converter. The 
description of operation is as follows: Upon receipt of 
a trigger command, the control circuitry, by “enabling 
the bootstrap circuit”, allows the sweep to begin. The 
sweep voltage is compared with the analog input voltage 
in the analog comparator and with zero volts in the 
ground comparator. When equivalence is detected, an 
output pulse is generated in the appropriate channel. The 
sweep will continue to decrease linearly until the voltage 
reaches -6.5 V. At this time, the control circuitry is reset 
I 
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Table 1. Bipolar A/PW converter specifications 
BOOTSTRAP 
SWEEP 
m +7'5vy.5v ,i; 
- ANALOG - * COMPARA- - TOR 
A 
CONTROL 
I I 
I I 
I I 
I 
I 
I 
I 
I GROUND 
COMPARA- 
OUTPUT 
( G )  
CIRCUIT 
TRIGGER o v  
Fig. 3. Functional block diagram of the bipolar 
A/PW converter 
YESET - TOR 
and, in turn, resets the bootstrap sweep to its quiescent 
state. The converter will then remain reset until the next 
trigger command. 
It is clear that a positive analog input will produce an 
output from Channel A before that of Channel B, and 
vice versa if the input is negative. The time difference 
between the two outputs is proportional to the absolute 
value of the ratio of analog input voltage to sweep slope. 
where 
T = time difference 
ei = analog input voltage 
Ae, - = sweep slope 
At  
The terminal characteristics and general specifications 
of the A/PW converter are listed in Table 1. 
B. Electrical Design and Operation 
1.  Contro2 circuitry. The function of the control cir- 
cuitry shown in Fig. 4 is to (1) initiate the sweep, (2) de- 
tect the end of the conversion cycle, (3) reset the 
pulse-forming network in the output stage, and (4) reset 
the bootstrap sweep. 
Transistors Q6 and Q7 form a flip-flop network while 
Q5 serves as a reset driver to the sweep and output cir- 
cuits. Upon receipt of a negative trigger command, Q6 
is switched off and Q7 is switched on. This in turn 
JPL TECHNKAL REPORT 32-1034 
Characteristics 
Analog input 
Data output 
Conversion accuracy 
Conversion stability 
Linearity 
Trigger 
Supply voltage 
Power consumption 
Operating tsmperature 
Sample rate 
Component count 
General specifications 
+6 to -6 v 
Data output is  the time difference measured 
between two voltage pulses occurring on separate 
output lines. Polarity of the analog input is  
determined by noting order in which pulses 
occur. Full-scale output from several hundred 
microseconds up to approximately ten milliseconds 
is  attainable through proper component selection 
during fabrication process. 
20.05% of full-scale 
+-0.3% of reading f 2.5 mv over ihe temperature 
range -10 to +80°C 
0.05% 
2.5 v min negative step, tf 5 O.3psec 
+15 and -15 v f 10% tolerances 
75 mw (approximate) 
-10 to +80"C 
500 samples/sec max 
75 
$ CR5 IN7S4A 
REFERENCE TO COMPARATOR CIRCUITS 4-1 
{20 K 
I "-
RESET CIRCUITS TO OUTPUT fl 5 K  
RESET TO SWEEP 
CIRCUIT 909 K 
TRIGGER - 
220ppf C R 4  t 1 4 v 7  
Fig. 4. Bipolar A/PW converter control circuitry 
switches QS from a saturated state to a nonconducting 
state. The result is a change in the output of the reset 
driver from +15 to 0 v that allows the sweep cycle to 
begin. 
An auxiliary output from the sweep circuit is used to 
reset the control flip-flop at the end of the sweep cycle. 
This auxiliary sweep is offset from the main sweep by 
3 
about 7 v in the positive direction and serves to turn 
transistor Q7 off by diverting Q7 base current through 
CRll  and CR12 as the sweep potential passes through 
ground. With the resetting of the control flip-flop, the 
output of the reset driver returns to a +15 v state. This 
condition drives the sweep circuit to its quiescent state 
and recharges the pulse network in the output stage. 
2. Bootstrap sweep. The function of the sweep circuit 
is to provide a linear voltage ramp for comparison with 
the analog input voltage. A bootstrap circuit was chosen 
for this application because of its excellent linearity, and 
because of the simplicity and ease of temperature com- 
pensation to which thc design lends itself. 
Figure 5 shows a simplified functional diagram of the 
bootstrap circuit. When the positive 15-v clamp from the 
control circuitry is removed, the capacitor C is allowed 
to discharge through the resistor R.  The rate of discharge, 
hence the slope of the ramp, is determined by the poten- 
tial across R.  Inspection will show that this potential is 
nearly V,, the reference potential provided by the zener 
diode in the output stage. Since the zener is driven from 
a current source, and since the zener cathode is returned 
to e,  through the unity gain amplifier, the potential across 
R will remain constant at V, even as e,  decays. This con- 
stant potential across R results in a constant discharging 
current for the capacitor C. Thus, due to the bootstrap 
action of the resistor R and the associated feedback net- 
work, an extremely linear ramp voltage is achieved at 
outputs V,, and Va2. 
If we assume that the amplifier input draws negligible 
~ 
, the expression for e,  during 
linear discharge can be written as follows: 
d t  
- [ e ,  - (Ke,  - VZ)] 
ec(t) =I$ dt =/ RC 
DIODE CLAMP K =  I 
Fig. 5. Simplified functional diagram of bootstrap circuit 
Figure 6 is a schematic diagram of the actual boot- 
strap sweep circuitry. Transistors Q1, Q2, and Q3 form 
the unity gain amplifier, while transistor Q4 and associ- 
ated circuitry form the constant current generator. The 
variable resistor R4 allows for making five adjustments 
to the sweep slope after the components have been se- 
lected and fabricated into a module. 
AUXILIARY SWEEP v,, 
TO CONTROL CIRCUIT 
SWEEP TO 
COMPARATORS ys2 
CLAMP FROM 
CONTROL CIRCUITS 
--Is y 
Fig. 6. Bipolar A/PW converter bootstrap sweep circuit 
The expression for e,, derived earlier, is only approxi- 
mate since, in the actual circuit, there is a DC offset in 
the unity gain amplifier owing to the V,, of transistor Q1. 
If the offset is included and the other influencing pa- 
rameters taken into account, then Eq. 2 becomes 
where 
ForK = 1 
VBB = base emitter potential of Q1 
V Z  
RC t + constant e , =  -- 
For this application, the constant is approximately + 14 v, 
VZ 
RC 
:. e,  = 14 - -t 
"s I 
vs 2 
V, = zener potential 
This expression assumes that the amplifier gain is 
unity, and that the amplifier input current is negligible. 
For the practical circuit of Fig. 6, these assumptions 
are considered valid. 
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I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
(R3 + R4) C1 ei 
T = /  V B E  + vz 
L 
The predominant effect of amplifier gain error would 
be to decrease the linearity of the sweep. Thus, for maxi- 
mum linearity, one desires an amplifier with a gain as 
close to unity as possible (Ref. 2). 
(4) 
The expression for e, in Eq. 3 clearly expresses the in- 
dependent variables that determine the accuracy and sta- 
bility of the sweep slope. When V, and V, have been 
determined for a given sweep circuit, the value of 
(R3 + R4) and C1 can be determined to yield the desired 
full-scale voltage input. Combining Eqs. 1 and 2 gives 
for a full scale ei of 6 v, 
Figure 7 is a graphic display of Eq. 5 with ( R 3  + R4) 
and C1 as the variables. 
3. Bootstrap sweep temperature compensation. The 
single factor that contributes most to the stability and 
accuracy of the converter is the slope of the sweep. Equa- 
tion 4 expresses the time difference output (7) in terms of 
the circuit parameters. These parameters each have a 
measurable temperature coefficient; and thus they make 
a direct contribution to the temperature stability of T .  In 
practice, resistors R 3  and R4 and capacitor C1 are se- 
lected to have negligible temperature coefficients (less 
than k 25 ppm/C"). Since the parameters V,, and Vz 
do not necessarily have selectable low temperature CO- 
efficients, the crux of the temperature compensation 
problem centers around these two parameters. To achieve 
the best overall temperature stability, it is necessary to 
have the change in VBE offset the change in V,. That is 
AT x (TC1) = -AT x (TC2) 
where 
AT = change in temperature expressed in degrees Cen- 
tigrade 
TC1 = V,, temperature coefficient expressed in mv/C" 
TC2 = V, temperature coefficient expressed in mv/Co 
10.0 
6 
4 
2 C / R = v ~ ~  + Vz'7.2 v 
1.0 
6 
0 
al z 4  
I?- 
2 
0. I 
6 
4 
2 
0.00001 2 4 6 0.0001 2 4 6 0.001 2 4 6 0.01 2 4 6 0.1 2 4 6 1.0 
BOOTSTRAP SWEEP TIMING CAPACITOR CI, pf 
0.01 
Fig. 7. Bootstrap sweep output vs timing components R3, R4, and C1 
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The temperature coefficient of VsE is not the familiar 
- 2 mv/C " normally associated with silicon transistors. 
It is somewhat more complex because of the low current 
region in which Q1 operates and the change in that cur- 
rent region as the amplifier loop gain varies with tem- 
perature, To determine the temperature coefficient of 
VBB, an actual circuit was measured in the laboratory. 
Figure 8 shows the results of the measurement for a 
zener current of 2.2 ma. This curve is sensitive to zener 
current levels because the different zener bias currents 
flowing from the amplifier give rise to different transistor 
operating points. 
8 
I-- 
w 
L! 
2 
z 
LL 
LL 
W 
0 
0 
W a 
3 
t- 
W a. 
a a 
E 
- I  
- 2  
- 3  
- 4  
-5  - 10 +LO +so +80 +I10 
I- 
TEMPERATURE, O C  
Fig. 8. Typical temperature coefficient of 01, VBs 
To compensate for the temperature variation of VBfi;, 
V, is required to have a temperature coefficient that is 
equal and opposite to V H E ,  Le., approximately +3  mv/C". 
It is well known that the temperature coefficients of 
zener diodes are a function of the zener voltage and, 
further, that zener potentials greater than 5 v possess 
positive temperature coefficients (Ref. 3). The zener di- 
ode having an approximate temperature coefficient of 
+ 3  mv/C" at a base current of 2.2 ma is a 1N754A, 6.8 v 
device. Laboratory measurements show that the 1N754A 
has a typical temperature coefficient between + 2.9 and 
+3.3 mv/C" in the low milliampere region. The 1N754A 
diode was, therefore, selccted as the reference element in 
the bootstrap sweep circuit. The operating current of 
2.2 ma was selected because it was the lowest bias cur- 
rent that would still allow a reasonable compensation of 
the Q1 Figure 9 shows a family of curves of the tem- 
perature variation of Vnb; + V, for several bias currents. 
The measurements were made on an actual circuit using 
a 1N754A diode. 
r-12- +25 4- 5 0  + 80 
(-1 TEMPERATURE, " C  
Fig. 9. Bootstrap sweep reference voltage (VBE 4- V,) 
temperature variation 
An overall temperature stability of -t0.270 can be 
achieved throughout the temperature range - 10 to 
+SO"C by a proper selection of the bootstrap sweep cir- 
cuit elements. A procedure for selecting these compo- 
nents is outlined in Appendix A. 
4. Comparator circuits. The purpose of the comparator 
circuits is to compare the bootstrap sweep voltage with 
the analog input signals and to provide an output indica- 
tion at crossover. Figure 10 shows the comparator circuits. 
The circuit forms two identical diode comparators with 
emitter follower coupling between the analog source and 
the diodes. Diode CRSA and -B, and transistors QS, 
QlOA, and Q11 form the analog comparator; diodes 
CRSC and -D, and transistors Q9, QlOB, and @12 form 
the ground comparator. 
At the beginning of the conversion cycle, the sweep 
voltage is high; therefore, the constant 100pa current 
supplied by QS and Q9 will be switched through diodes 
CRSA and CRSC, respectively. This action will maintain 
transistors QlOA and QlOR in an off condition until the 
sweep voltage decreases to the point where the constant 
current is switched to CRSR or CRSD. The switching will 
occur when either the analog voltage at the base of QlOA, 
or the zero voltage at the base of QlOB, is equal to the 
sweep voltage. 
The point of actual comparison occurs when only half 
of the 100pii available has been switched. This point is 
6 J P l  TECHNICAL REPORT 32- 1034 
+I5 v 
R18 2 011 
AVF ( forward voltage 
drop difference) 
ANALOG COMPARATOR . OUTPUT 
<ANALOG INPUT 
I F  = lOpa  - 1 ma 
T I  = -55 to + lOO°C 
SWEEP 
INPUT I 
+8.5 v REFERENCE FROM 
-15 v CONTROL CIRCUIT 
GROUND-COMPARATOR 
OUTPUT 
66.5 K 
--I5 v 
Fig. 10. Bipolar A/PW converter comparator circuits 
determined by the 150-K resistor in the collectors of 
QlOA and QlOB and the reference potential at the emit- 
ters of 911 and Ql2. Both 911 and Q12 will turn on to 
produce the output when their base potentials are driven 
sufficiently negative to forward-bias their emitter-base 
junctions. It requires approximately 50pa of current 
through R18 or R22 to accomplish the turn-on. 
The difference in component characteristics between 
the two comparators, and the drift in their parameters 
with temperature, produce offset errors in the converter 
output: i.e., a zero analog input voltage may not produce 
a zero time difference in the comparator outputs. The 
offset is minimized, however, by designing the two com- 
parators identically. This design feature provides an ad- 
vantage in that drift tendencies in the analog comparator 
tend to track those in the ground comparator. Further 
offset errors are minimized by selecting matched compo- 
nents for the critical functions in the circuit. For instance, 
Cli8A, -B, -C, and -E are a matched diode quad, a id  
QlOA and -B are a matched transistor pair in a single 
TO-5 can. Tables 2 and 3 list the pertinent matched char- 
acteristics of the devices. 
5. Output stage. The output stage shown in Fig. 11 
serves to buffer the output of the comparator circuit and 
to provide a low-impedance driver for the system inter- 
face lines. Identical circuits are provided for both analog 
and ground channels. The discussion presented here will 
refer to the analog channel but will be applicable to the 
ground section as well. The circuit consists of a silicon- 
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Table 2. Matched characteristics of the 
2N2642 dual transistor 
I Parameter I Test condition I Min I M a x  
I I I I 
1 Opv/C" 
Table 3. Matched characteristics of the 
FA4310U diode quad 
I Parameter I Test condition I M i n  I M a x  
C6 
0.047pf 
dh-l 
FROM C PARATOR N A L O l f i i f i  tcn:l ry ANALOG-PULSE 
150 K 75 K OUTPUT 
-  -15 v 
RESET FROM 
68on 2oon 
0 . 0 4 7 p f  GROUND-PULSE 
FROM GROUND OUTPUT 
150 K 
COMPARATOR 
- I5  v 3 
- 
Fig. 11. Bipolar A/PW converter output stage 
controlled switch1 (Q13) and an LC pulse-forming net- 
work consisting of C6 and 7'1. Normally, Q13 is turned 
off and C6 is charged positively through CR6 and R28 
when the control circuit reset output is high. When a 
conversion is to be made, the reset line returns to ground, 
back-biasing CR6 and leaving C6 with a positive charge. 
When crossover occurs in the analog comparator, a posi- 
tive pulse is coupled through C4 to the base of Q13, 
'A bistable PNPN device similar in operation to a silicon-controlled 
rectifier, with the additional advantage that it can be turned off 
from the base circuit with a relatively small current pulse (Ref. 4 ) .  
7 
.. 
switching it to the on condition. In the on state, Q13 
discharges C6 through its own low internal impedance 
and the primary of transformer T1. The result is a l0psec 
voltage pulse appearing on the analog output line. The 
pulse has the characteristics shown in Fig. 12. 
O.Spsec ,  max 
Fig. 12. Characteristics of bipolar A/PW converter 
output pulse 
The only current source for Q13 is the capacitor C6. 
When the discharge is nearly compIete and the current 
level reduced to a few hundred microamperes, the silicon 
switch (Q13) will automatically turn off. 
At the end of the conversion cycle, the reset line re- 
turns to +15 v and allows C6 to again establish a posi- 
tive charge. The circuit then remains in this condition 
until ;I new conversion cycle is initiated. 
IV. Summary 
The design and system implementation of a bipolar 
A/PW converter for use in performing the A/D conver- 
The A/PW converter will find application in many SYS- 
tems in which high resolution and moderate accuracy are 
required to perform lou~-level measurements at relatively 
slow sampling rates. Resolutions in the order of 9 bits are 
easily achieved while accuracies of 8 and 9 bits are pos- 
sible through careful component selection. Sampling rates 
up to 500/sec are within the design capabilities. 
The A/PW converter has been packaged in a welded 
cordwood module by the Advanced Packaging Group of 
the Electro-Mechanical Engineering Support Section of 
Jet Propulsion Laboratory (JPL). Five modules have been 
fabricated. All have performed well within the electrical 
specifications, and will be subjected to further electrical 
and mechanical environmental stresses as part of the 
plan to thoroughly qualify them for flight use. Figure 13 
shows a photograph of the prototype of the bipolar A/PW 
converter module. Electrical and mechanical design 
drawings of this module are provided in Appendix B. 
sion in a spacecraft science subsystem has been de- 
scribed. Fig. 13. Bipolar A/PW converter module 
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Appendix A 
Procedure for the Selection of System Parameters and 
Bootstrap Sweep Components 
1. Selection of system parameters. To properly select 
the system oscillator frequency, a knowledge of the bit 
accuracy re6uirement and the maximum sampling rate 
is needed. Figure A-1 has been constructed to show 
the relationship between clock frequency, bit accuracy, 
A/PW converter full-scale output, and maximum sam- 
pling rate. 
To illustrate the use of Fig. A-1, suppose that the ap- 
plication required a 100/sec sample rate. From the graph, 
one can see that a maximum full-scale output of 3.3 msec 
would be allowed. If the full-scale output chosen were 
3.3 msec, and the bit accuracy requirement were 7, then 
a clock frequency of approximately 37 KC would be 
necessary. (The frequency must be doubled if the method 
of encoding to one extra bit is used. This method over- 
comes the quantizing error problem associated with the 
asynchronous operation of the A/PW converter.) 
The maximum sampling rate shown in Fig. A-1 is 
based on a total sweep-time plus recovery-time of three 
times the full-scale output. 
2. Selection of zener diode CRI.  To obtain proper 
temperature compensation in the bootstrap circuit, CR1 
must be measured and selected for the particular circuit 
in which it will be used. 
I02 
IO1 
6 
4 
2 
I 00 
6 
4 
2 
.,.-I 
I" 
6 
4 
2 
I O 2 .  
101 2 4 6 IO2  2 4 6 IO3 2 4 6 IO4  2 4 6  
MAXIMUM SAMPLING RATE (st?), sec-1 
Fig. A-1 . Bipolar A/PW converter system parameter relationships 
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The PSI 1N754A zener diodes will exhibit the neces- 
sary temperature coefficient, for compensation in the bi- 
polar A/PW converter bootstrap sweep circuit, when the 
diode exhibits a given impedance as measured about the 
operating current. The procedure for screening and se- 
lecting the zener diodes is outlined below. 
Diode Screening. The circuit operating current for 
the diode is nominally between 2.0 ma and 2.6 ma. 
The screening procedure simply consists of measuring the 
zener voltages at the two current levels and noting the ra- 
tio of voltage change to current change. The value of 
AVJA~,,  which indicates the approximate TC necessary 
for compensation, is 5-14. Those diodes falling within 
this range can be segregated for further testing in the 
bootstrap circuit. Those diodes falling outside the range 
can be used in other parts of the converter. 
Bootstrap circuit compensation. The diodes segregated 
in the preceding screening process are those diodes which 
will most probably compensate the bootstrap circuit. For 
the final selection, these diodes must be placed in an 
actual circuit and the temperature effects measured. The 
circuit for this measurement is indicated in Fig. A-2. 
The components used in this measurement should be 
components acceptable for module fabrication, since they 
will be serialized and retained, as a group, in the event 
that the results of the tests are acceptable. For a group 
of components to be acceptable, the measured reference 
voltage should not exceed k 0 . 3 9  of nominal' between 
- 10 and +80°C. A preferred tolerance is a maximum of 
20 .23 .  
3. Selection of timing components R3 and C1. The 
graph of Fig. 7, in the A/PW converter description sec- 
tion, shows the values of R3, R4, and C1 necessary for a 
given full-scale output. The preferred value of C1 to be 
chosen is one which provides for an R3 + R4 value be- 
tween 20 and 50 K. Once C1 is selected, the precise 
value of R3 for producing the desired full-scale output 
must be calculated. 
Calculation of R3. Calculation of R3 requires that all 
the other system parameters be known. The expression 
for R3 ( a s  derived from Eq. 4 in the A/PW converter de- 
scription section of this Report) is 
'Tlic nominal reference voltage is the value measured at 25°C. 
.. 
I+'5v 
820 K 
L 2597 
5 6 0  K 
2 N 930 
1.37 K 12.1 K 
Fig. A-2. Bootstrap sweep test circuit 
where 
T i s  = full-scale converter output 
VREF = VBB + V, (determined by measurement) 
e l ,  = full-scale analog input 
C1 = timing capacitor 
R4 = Value of the resistance from a center setting 
of the linearly variable resistor in series with 
R3 
The value of T i s  should be derived from the following 
relationship 
r i i  
where 
n = number of bits to be encoded 
F ,  = system clock frequency 
The calculated value of R3 will not be a standard re- 
sistor value and will require a 0.1% tolerance. It is 
recommended, therefore, that a nominal value for R3 be 
calculated, based on nominal values of VREF and C1, and 
that groups of resistors spaced at l'i: -intervals to R3 
nominal be purchased before fabrication. A 2 4 %  -range 
should be sufficient to cover thc variations in V R E p  and 
C1. The nearest resistor value to the calculated R3 
should be used, and the final adjustment for full-scale 
made with the variable resistor R4 after fabrication. 
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Appendix B 
Electrical and Mechanical Design Drawings of the Bipolar 
A/PW Converter Module 
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Table B-1. Bipolar A/PW converter parts list 
* 
Reference 
designation 
CR 1 
CR 2 
CR 3 
CR 4 
CR 5 
CR 6 
CR 7 
CR 8AR 
CR 88" 
CR 8Ca 
CR 8D" 
CR 9 
CR 10 
C R l l  
CR 12 
C I  
c 2  
c 3  
c 4  
c s  
C 6  
c 7  
C 8  
c 9  
Q 1  
Q 2  
4 3  
Q 4  
Q S  
Q 6  
Q 7  
Q 8  
Q 9  
Q10 
Q11 
Q12 
Q13 
Q14 
Component description 
Value 
Selected 
470ppf 
220ppf 
O.M)lpf 
0.001 p f  
0.047pf 
0.047pf 
0.001 p f  
56Wf 
-- 
Rating 
400 mw 
400 mw 
50 v 
80 v 
80 v 
80 v 
80 v 
50 v 
50 v 
80 v 
80 v 
Mater ia l  
Silicon 
t 
Silicon 
Teflon 
Cerafil 
Cerafil 
Cerafil 
Cerafil 
Tantalum 
Tan ta I u m 
Cerafil 
Cerafil 
Manufacturer o r  vendor's name 
Pacific Semiconductors, Inc. 
Fairchild Semiconductor 
Fairchild Semiconductor 
Fairchild Semiconductor 
Pacific Semiconductors, Inc. 
Fairchild Semiconductor 
Fairchild Semiconductor 
Component Research Co., Inc. 
Aerovox Corp. 
Aerovox Corp. 
Aerovox Corp. 
Aerovox Corp. 
Sprague Electric Company 
Sprague Electric Company 
Aerovox Corp. 
Aerovox Corp. 
Texas Instruments, Inc. 
Texas Instruments, Inc. 
Sperry Products 
Texas Instruments, Inc. 
Sperry Products 
Fairchild Semiconductor 
Fairchild Semiconductor 
Texas Instruments, Inc. 
Texas Instruments, Inc. 
Texas Instruments, Inc. 
Sperry Products 
Sperry Products 
Solid State Products, Inc. 
Solid State Products, Inc. 
Component 
number 
I N754A 
(Selected) 
:D643 
:D643 
FD643 
1 N754A 
CD643 
FD643 
FA431 OU 
1 
FA4310U 
FD643 
FD643 
FD643 
FD306 
ZTJXXXF 
HMC80V471AK 
HMC80V221AK 
HMC80V102AK 
HMC80Vl02AK 
350D473X90500b 
350D473X90500b 
HMC80V102AK 
HMC80V560AK 
2N930 
2N930 
12597 
2N930 
12597 
2N708 
2N708 
2N930 
2N930 
2N2642 
12597 
12597 
2N897 
2N897 
'Motched quadruple-unancopsuloted, 
12 JPL TECHNICAL REPORT 32-1034 
.L 
Reference 
designation 
R 1  
R 2  
R 3  
R 4  
R 5  
R 6  
R 7  
R 8  
R 9  
R 10 
R11 
R 12 
R 13 
R 14 
R 15 
R 16 
R 17 
R 18 
R 19 
R 20  
R 21 
R 22 
R 23 
R 24  
R 25 
R 26  
R 27 
R 28 
R 29 
R 30  
R31 
R 32 
R 33 
R 34  
R 35 
T I  
T 2  
Table B-1 (contd) 
Name 
esistor 
esistor 
esistor 
'ariable resistor 
esistor 
i 
!esistor 
'ra nsformer 
rransformer 
Component description 
Value 
820K 
560K 
Selected 
5009 
1.37K 
35.7K 
12.1K 
18.2K 
20K 
20K 
47.5K 
47.5K 
90.9K 
90.9K 
20K 
820K 
560K 
150K 
47.5K 
66.5K 
35.7K 
150K 
47.5K 
66.5K 
35.7K 
150K 
150K 
6809 
150K 
150K 
2009  
200u 
75K 
75K 
21.1K 
+% 
5 
5 
1 
5 
1 
- 
v 
1 
5 
5 
1 I 5 1
1 
1 
5 
L 
.# 
1 
1 
1 
- 
Manufacturer or vendor's name 
Allen-Bradley Company 
Allen-Bradley Company 
International Resistance Corp. 
Bourns, Inc. 
International Resistance Corp. 
International Resistance Corp. 
Allen-Bradley Company 
Allen-Bradley Company 
International Resistance Corp. 
International Resistance Corp. 
Allen-Bradley Company 
International Resistance Corp. 
International Resistance Corp. 
Allen-Bradley Company 
,... A I I - - - R v = A I y  ".. fn rnprny  
International Resistance Corp. 
International Resistance Corp. 
International Resistance Corp. 
Pulse Engineering, Inc. 
Component 
number 
CB 
CB 
CCM-T9 
3280W 
CCM-TO 
I 
CCM-TO 
CB 
CB 
CCM-TO 
CCM-TO 1 
CB 
CCM-TO 
CCM-TO 
CB 
CB 
CCM-TO 
CCM-TO 
CCM-TO 
6161, case 
siyle HA 
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Ir I COMPARATOR 
RIB$ 
I S 0  K 
L2597 
: T B  Z 8 A  
rA431OU FA431OU 
2N2642 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
L - - _ - _  
I - I 5  v 
14 
I I I - I S  v I 
L - - - - - - - - - - - - - - - I  I 
I 
I 
I I ALL RESISTORS 118 w 
2 ALL DIODES TYPE F D 6 4 3  (FAIRCHILD SEMICONDUCTOR) 
3 OIOA 8 OlOB ARE HOUSED IN DUAL TRANSISTOR CASE 
4 VOLTAGE PIN DESIGNATIONS 
0 - 1 5  v @GROUND @ + I S  v I 
~~ 
Fig. 6-1. Electrical design of the bipolar A/PW converter 
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Fig. B-2. Mechanical design of the bipolar A/PW converter 
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